A device’s topology is often drawn as a connectivity graph. It strongly influences compilation overhead and achievable circuit depth.
Topology
The graph structure formed by qubits (nodes) and their available interactions (edges).
The graph structure formed by qubits (nodes) and their available interactions (edges).
A device’s topology is often drawn as a connectivity graph. It strongly influences compilation overhead and achievable circuit depth.